



Strategy and Synergy for Security

SOCIETY FOR ELECTRONIC TRANSACTIONS AND SECURITY (SETS)
(Under O/o the Principal Scientific Adviser to the Government of India)
MGR Knowledge City, CIT Campus, Taramani,
Chennai - 600 113, Tamil Nadu, India

Advertisement No. SETS/Chu/Rec./2019-20/08 Date: 11th March 2020

Society for Electronic Transactions and Security [SETS] is a Society under Societies Registration Act, XXI of 1860, dedicated to research and development in the field of Information Security. It was formed as a Government of India initiative and is functioning under O/o the Principal Scientific Adviser to the Government of India.

SETS is looking for the appointment of 2 young Scientists to work in the challenging area of Cyber Security and Cryptology at Stage 10 level. The Positions are temporary but likely to continue as per Rules of the Society. The initial appointment will be made for a period of four to five years, on contract basis, with probation of one year. The contract may be renewed every five years based on satisfactory performance as recommended by the committee constituted for this purpose.

The descriptions of positions, detailed qualification requirements and salary are given below:

A. Essential Qualifications

- i) Bachelor's degree in Engineering or Technology with 60% or above marks or equivalent CGPA in Electronics and Communication/Computer Science and Engineering/Information Technology/Information Systems

or

- ii) Master's Degree in Computer Science / Mathematics/ Statistics with 60% or above marks.

B. Desirable Qualifications:

- i) M.E/ M.Tech/ Ph.D (Engineering) in Electronics and Communication/ Computer Science and Engineering/ Embedded Systems/VLSI Design/ Information Security/ Signal Processing

or

- ii) Ph.D in Mathematics/ Statistics/Electronics & Communication/Computer Science/Information Security/Quantum Computing & Communication

C. Work Experience:

Candidates should possess Research & Development experience in one of the following:

- Cryptography, Post-Quantum Cryptography
- Hardware Security with a focus on Side Channel Analysis, Physically Unclonable Functions, Quantum Key Distribution

D. Desirable Skill Sets:

- Skills in VHDL/VERILOG programming, Knowledge of FPGA implementation flow and tools and Knowledge of FPGA realization and control software, Network/ Cyber Security, Knowledge of Cryptographic Algorithms, Security protocols, Artificial Intelligence (AI) and Machine Learning, Physically Unclonable functions, Quantum Key distribution

Or

- Number Theory, Graph Theory, Knowledge of Security Protocols, Cryptographic Algorithms, Post Quantum Cryptography, Cryptanalysis, Quantitative Techniques, , Knowledge of Quantum Cryptography, knowledge of Machine Learning and Deep Learning algorithms

E. Equivalent Work Experience for Higher Qualifications

In case of candidates with higher qualification, equivalent work experience in lieu of higher degree are as follows:

- 2 years for Master's degree in Engineering & Technology
- 3 years for Doctorate in Mathematics/Statistics
- 4 years for Doctorate in Engineering & Technology

F. Remuneration (Rs.) per month and Maximum Age and Experience

Stage	Total Remuneration per month approximately (Rs.)	Maximum age as on 07.04.2020	Work Experience
10	Rs.1,28,000/- in the basic of Rs.78,800/- (Equivalent to level 12 of VII CPC)	40	8 Years

Application Procedure:

- I. The Applications received in the prescribed form by Registered post or by Speed Post or by Courier before the last date of receipt of the application along with an application fee of Rs. 1,000/- (Rupees One Thousand Only) either through the NEFT on the detail of bank given below (attaching the proof along with the application) or by Demand Draft in favour of "Society for Electronic Transactions and Security" payable at Chennai will only be considered.

Bank Details:

Name of the Beneficiary Bank : Indian Bank
Branch : Lattice Bridge Road, Chennai 600 041
Account No. : 430969098
IFSC : IDIB000L006

II. Application complete in all respects with all enclosures should be sent to:

The Executive Director
Society for Electronic Transactions and Security (SETS)
MGR Knowledge City, CIT Campus,
Taramani, Chennai 600 113

OR Candidates can also send their application by email to the following email id
hrstage10@setsindia.net

III. Applicant should super scribe "Application for the post of Scientist for Stage 10" on the envelope containing the application.

IV. The last date for receiving applications is **30 June 2020**.

V. The Applications screened and shortlisted based on merit as decided by the Screening Committee will only be called for Interview.

Terms and Conditions:

1. The shortlisted candidates will be required to bring all their original testimonials for verification on the scheduled dates for interview.
2. Second AC train fare or bus fare of travel by shortest route between location declared in the application and Chennai will be reimbursed.
3. The prescribed qualifications are minimum and mere possession of the same does not entitle the candidate to be called for interview. The decision of SETS in all matters relating to eligibility, acceptance or rejection of the applications, reducing in number of vacancies, cancellation of the process of filling up the post advertised partly or fully etc., will be final and no inquiry or correspondence will be entertained in this matter.
4. SETS reserve the right to increase the minimum eligibility criteria/cut off limits, in the event of the number of applicants received are more, at its discretion. Candidates will be selected on the basis of their academic credentials, experience profile, performance in the interview and such other selection processes/parameters, as deemed fit.
5. Incomplete applications or applications received without requisite certificates of qualification and experience and without the application fee proof of NEFT remittance or Demand Draft and applications received after the last date of receiving applications will summarily be rejected.
6. All communications will *be* made by SETS to the applicant's E-Mail ID given by the applicant in their application.

Executive Director